



ARM Assembler

Addressing Modes

$\langle op1 \rangle$: *Data Addressing Mode*

Used when processing data

- Moving data from one register to another:

DESTINATION \leftarrow SOURCE

DESTINATION must be a register

SOURCE can be any $\langle op1 \rangle$ value

MOV $r0, r1$ $R0 \leftarrow R1$

- Performing an operation on data:

DESTINATION \leftarrow SOURCE₁ OPERATION SOURCE₂

DESTINATION and SOURCE₁ must be registers

SOURCE₂ can be any $\langle op1 \rangle$ value

ADD $r0, r1, r2$ $R0 \leftarrow R0 + R2$

SUB $r0, r1, \#1$ $R0 \leftarrow R0 - 1$

AND $r0, r0, r1$ $R0 \leftarrow R0 \wedge R1$

- Four possible values for $\langle op1 \rangle$:

$\#nnn$	Immediate
R_n	Register
$R_n, \langle shift \rangle \#nnn$	Scaled Immediate
$R_n, \langle shift \rangle R_s$	Scaled Register
- Possible values of $\langle shift \rangle$:

LSL	Logical Shift Left
LSR	Logical Shift Right
ASR	Arithmetic Shift Right
ROR	Rotate Right
RRX	Rotate Right eXtended

Immediate

- Also known as *literal* addressing
- Constant value incorporated into instruction:

```
MOV  r0, #12    <op1> ← IR(value)
                ALU   ← <op1>
                R0    ← ALU
```

- Range of valid immediate values:
0 through to 255 or 0x00 through to 0xFF
- The immediate value can be rotated right:

```
MOV  r0, #0x12, 8    <op1> ← IR(value) >>>> IR(shift)
                ALU   ← <op1>
                R0    ← ALU
```

Will move 0x12000000 into register R0

use 16 to move 0x00120000

use 24 to move 0x00001200

Register

- Data is held in a register,
R0 – R12, SP, LR, *or* PC, but not CPSR

```
MOV  r0, r1           <op1> ← R1  
                        ALU ← <op1>  
                        R0  ← ALU
```

- Accessing CPSR is a Privileged Instruction
- Register for current mode is used unless a mode is given and in a privileged mode:

```
MOV  r0, r14_usr
```

Scaled Values

- Data is held in a register
- Value is scaled according to a shift type:

LSL	Logical Shift Left	(\ll)
LSR	Logical Shift Right	(\gg)
ASR	Arithmetic Shift Right	($+\gg$)
ROR	Rotate Right	(\ggg)
RRX	Rotate Right eXtended	(C \ggg)

- Shift value give in two ways:

⇒ **Immediate:** By a specified amount:

... r1, LSL #8 $\langle op1 \rangle \leftarrow R1 \ll IR(\text{shift})$

⇒ **Register:** Shift value stored in a register:

... r1, LSL r2 $\langle op1 \rangle \leftarrow R1 \ll R2$

Shift Types (1/2)

- LSL: Logical Shift Left (\ll)**
 Signed or Unsigned multiply by 2^n



- LSR: Logical Shift Right (\gg)**
 Unsigned divide by 2^n




- ASR: Arithmetic Shift Right ($+\gg$)**
 Signed divide by 2^n



Shift Types (2/2)

- **ROR**: Rotate Right (\ggg)



- **RRX**: Rotate Right Extended ($C \ggg$)

Can only move one bit, no shift value allowed

Used for multi-word rotates



$\langle op2 \rangle$: Memory Addressing Mode

Used when accessing memory

- Reading (Loading) data from memory:

$DESTINATION \leftarrow M(SOURCE)$

DESTINATION must be a register

SOURCE is any $\langle op2 \rangle$ value

LDR $r1, [r12]$ $R1 \leftarrow M(R12)$

- Writing (Storing) data into memory

$M(DESTINATION) \leftarrow SOURCE$

SOURCE must be a register

DESTINATION is any $\langle op2 \rangle$ value

STR $r1, [r12]$ $M(R12) \leftarrow R1$

Store is the *only* ARM instruction to place the SOURCE before the DESTINATION

Memory Addressing (Syntax)

- Offset Addressing

$[Rn, \# \langle value \rangle]$

Offset Immediate

$[Rn, Rm]$

Offset Register

$[Rn, Rm, \langle shift \rangle \# \langle value \rangle]$

Offset scaled

- Pre-Index Addressing

$[Rn, \# \langle value \rangle]!$

Pre-Index Immediate

$[Rn, Rm]!$

Pre-Index Register

$[Rn, Rm, \langle shift \rangle \# \langle value \rangle]!$

Pre-Index scaled

- Post-Index Addressing

$[Rn], \# \langle value \rangle$

Post-Index Immediate

$[Rn], Rm$

Post-Index Register

$[Rn], Rm, \langle shift \rangle \# \langle value \rangle$

Post-Index scaled


Memory Addressing (RTL)

- Offset Addressing: `LDR R0, [R1, R2]`
 $\langle op2 \rangle \leftarrow R1 + R2$
 $MBR \leftarrow M(\langle op2 \rangle)$
 $R0 \leftarrow MBR$
- Pre-Index Addressing: `LDR R0, [R1, R2]!`
 $\langle op2 \rangle \leftarrow R1 + R2$
 $R1 \leftarrow \langle op2 \rangle$
 $MBR \leftarrow M(\langle op2 \rangle)$
 $R0 \leftarrow MBR$
- Post-Index Addressing: `LDR R0, [R1], R2`
 $\langle op2 \rangle \leftarrow R1$
 $R1 \leftarrow R1 + R2$
 $MBR \leftarrow M(\langle op2 \rangle)$
 $R0 \leftarrow MBR$

Memory Addressing (RTL)

- Offset Addressing: `LDR R0, [R1, R2]`

$\langle op2 \rangle \leftarrow R1 + R2$
 $MBR \leftarrow M(\langle op2 \rangle)$
 $R0 \leftarrow MBR$



- Pre-Index Addressing: `LDR R0, [R1, R2]!`

$\langle op2 \rangle \leftarrow R1 + R2$
 $R1 \leftarrow \langle op2 \rangle$
 $MBR \leftarrow M(\langle op2 \rangle)$
 $R0 \leftarrow MBR$


- Post-Index Addressing: `LDR R0, [R1], R2`

$\langle op2 \rangle \leftarrow R1$
 $R1 \leftarrow R1 + R2$
 $MBR \leftarrow M(\langle op2 \rangle)$
 $R0 \leftarrow MBR$

Memory Addressing (RTL)


- Offset Addressing: LDR R0, [R1, R2]

$\langle op2 \rangle \leftarrow R1 + R2$
 MBR $\leftarrow M(\langle op2 \rangle)$
 R0 \leftarrow MBR



- Pre-Index Addressing: LDR R0, [R1, R2]!

$\langle op2 \rangle \leftarrow R1 + R2$
 $R1 \leftarrow \langle op2 \rangle$
 MBR $\leftarrow M(\langle op2 \rangle)$
 R0 \leftarrow MBR




- Post-Index Addressing: LDR R0, [R1], R2

$\langle op2 \rangle \leftarrow R1$
 $R1 \leftarrow R1 + R2$
 MBR $\leftarrow M(\langle op2 \rangle)$
 R0 \leftarrow MBR

Memory Addressing (RTL)


- Offset Addressing: LDR R0, [R1, R2]

$\langle op2 \rangle \leftarrow R1 + R2$
 MBR $\leftarrow M(\langle op2 \rangle)$
 R0 \leftarrow MBR




- Pre-Index Addressing: LDR R0, [R1, R2]!

$\langle op2 \rangle \leftarrow R1 + R2$
 R1 $\leftarrow \langle op2 \rangle$
 MBR $\leftarrow M(\langle op2 \rangle)$
 R0 \leftarrow MBR



- Post-Index Addressing: LDR R0, [R1], R2

$\langle op2 \rangle \leftarrow R1$
 R1 $\leftarrow R1 + R2$
 MBR $\leftarrow M(\langle op2 \rangle)$
 R0 \leftarrow MBR



Offset Addressing

$[R_n, \# \langle value \rangle]$	Offset Immediate
$[R_n, R_m]$	Offset Register
$[R_n, R_m, \langle shift \rangle \# \langle value \rangle]$	Offset scaled

- Calculate address by adding offset to base register R_n

Immediate: $\langle op2 \rangle \leftarrow R_n + IR(\text{value})$

Register: $\langle op2 \rangle \leftarrow R_n + R_m$

Scaled: $\langle op2 \rangle \leftarrow R_n + R_m \langle shift \rangle IR(\text{value})$

- Read data from calculated memory address

MAR $\leftarrow \langle op2 \rangle$

MBR $\leftarrow M(\text{MAR})$

ALU $\leftarrow \text{MBR}$

Pre-Index Addressing

$[R_n, \# \langle value \rangle]!$	Pre-Index Immediate
$[R_n, R_m]!$	Pre-Index Register
$[R_n, R_m, \langle shift \rangle \# \langle value \rangle]!$	Pre-Index scaled

- Calculate address by adding offset to base register R_n

Immediate: $\langle op2 \rangle \leftarrow R_n + IR(\text{value})$

Register: $\langle op2 \rangle \leftarrow R_n + R_m$

Scaled: $\langle op2 \rangle \leftarrow R_n + R_m \langle shift \rangle IR(\text{value})$

- Write the address back into the base register (!)

$$R_n \leftarrow \langle op2 \rangle$$

- Read data from calculated memory address

$$\text{MAR} \leftarrow \langle op2 \rangle$$

$$\text{MBR} \leftarrow \text{M}(\text{MAR})$$

$$\text{ALU} \leftarrow \text{MBR}$$

Post-Index Addressing

$[R_n], \# \langle value \rangle$	Post-Index Immediate
$[R_n], R_m$	Post-Index Register
$[R_n], R_m, \langle shift \rangle \# \langle value \rangle$	Post-Index scaled

- Address contained in the base register R_n

$$\langle op2 \rangle \leftarrow R_n$$

- Increment base register (R_n)

$$\text{Immediate: } R_n \leftarrow R_n + IR(\text{value})$$

$$\text{Register: } R_n \leftarrow R_n + R_m$$

$$\text{Scaled: } R_n \leftarrow R_n + R_m \langle shift \rangle IR(\text{value})$$

- Read data address in base register

$$\text{MAR} \leftarrow \langle op2 \rangle$$

$$\text{MBR} \leftarrow M(\text{MAR})$$

$$\text{ALU} \leftarrow \text{MBR}$$