



Systems Architecture

The Central Processing Unit

The Computer System



CPU Structure



CPU Registers

Internal Registers

PC	Program Counter
IR	Instruction Register
MAR	Memory Address Register
MBR	Memory Buffer Register
CPSR	Current Processor Status Register

Internal Devices

ALU	Arithmetic Logic Unit
CU	Control Unit
M	Memory Store
MMU	Mem Management Unit

Condition Flags

C	Carry
Z	Zero
N	Negative
V	Overflow

User Registers

R_n	Register n $n = 0 \dots 15$
SP	Stack Pointer
LR	Link Register

Note that each CPU has a different set of User Registers

Current Process Status Register

- Holds a number of status *flags*:
 - N** True if result of last operation is Negative
 - Z** True if result of last operation was Zero or equal
 - C** True if an unsigned borrow (Carry over) occurred
Value of last bit shifted
 - V** True if a signed borrow (oVerflow) occurred
- Current execution *mode*:
 - User Normal “user” program execution mode
 - System Privileged operating system tasks
Some operations can only be preformed
in a System mode

Register Transfer Language

NAME	Value of register or unit	
←	Transfer of data	MAR ← PC
x :	Guard, only if x true	⟨cc⟩: MAR ← PC
$(field)$	Specific $field$ of unit	ALU(C) ← 1
	$(name)$, bit (n) or range $(n:m)$	R0 ← MBR(0:7)
Rn	User Register n	R0 ← MBR
num	Decimal number	R0 ← 128
2_num	Binary number	R1 ← 2_0100 0001
$0xnum$	Hexadecimal number	R2 ← 0x40
$M(addr)$	Memory Access $(addr)$	MBR ← M(MAR)
$IR(field)$	Specified $field$ of IR	CU ← IR(op-code)
$ALU(field)$	Specified $field$ of the Arithmetic and Logic Unit	ALU(C) ← 1

Control Unit

- Controls operation of CPU
- Decodes op-code field of IR
- Two methods of implementation:

Microcode:

- Fairly slow
- Easy to design
- Very flexible

Random Logic:

- Very fast
- Difficult to design
- Fixed design

- **Microcode**

CPU within a CPU

Execute RTL-like microinstructions

op-code is pointer to microcode program

Has own microprogram ROM and CU

microCU implemented in random logic

- **Random Logic**

Not Random rather different for each design

op-code decoded directly by boolean logic

All CPU control via boolean logic using

control, data, and address busses

Assembler Code Terminology

<i>Label</i>	<i>Mnemonic / Directive</i>	<i>Operands</i>	<i>Comment</i>
<u>Main</u>	<u>MOV</u>	<u>r0, #0</u>	<u>; move 0 into R0</u>

- label* Give a name to the location of the instruction
- mnemonic* Human readable name given to an instruction
MOV (Move) or LDR (Load Register)
- operands* Arguments for a given instruction
effective address (Data or Memory)
- directive* Instructions to the assembler
END (End of program source)

Fetch / Execute Cycle

To perform a function the CPU must first *fetch* the instruction from the main store before it can *execute* it.

For the instruction `adds r0, r1, #2` the CPU would execute:

FETCH	$MAR \leftarrow PC$	move contents of PC to MAR
	$PC \leftarrow PC + 4$	increment contents of PC
	$MBR \leftarrow M(MAR)$	read instruction from memory
	$IR \leftarrow MBR$	move instruction to IR
	$CU \leftarrow IR(\text{op-code})$	move op-code from IR to CU
EXECUTE	$ALU(0) \leftarrow R1$	load ALU from R1
	$ALU(1) \leftarrow IR(\text{op2})$	load ALU from second operand
	$ALU(\text{cmd}) \leftarrow \text{add}$	ask ALU to add values
	$R0 \leftarrow ALU(\text{ans})$	copy answer to R0
$\langle S \rangle:$	$CPSR \leftarrow ALU(\text{flags})$	copy flags to PSR

Instruction Format

- All instructions include an operation code (op-code) field
- Instructions fall into different “groups”
- Each group of instructions has a different format
- Instructions groupings in order of use:

Data Movement	45.28%	Logical	3.91%
Flow Control	28.73%	Shift	2.92%
Arithmetic	10.75%	Bit Manipulation	2.05%
Compare	5.92%	I/O & Others	0.44%